of complex SoCs and of devices using multiple IP elements are finding new families of problems, with long clock chains, device power consumption and the limits of design, verification and test tools.